這份工作已經過期了。

Asic Design Verification Engineer., Taiwan

發表 2025-07-05
過期 2025-07-11
ID #2973976701
Free
Asic Design Verification Engineer., Taiwan
Taiwan, 台北, 台北市,
發表 July 5, 2025

描述

What You'll Do

It used to be that high-speed packet forwarding was performed in dedicated ASIC designs. These days we are looking to make those ASICs more general and programmable. Cisco Common ASIC Group is looking for a Verification Engineer to drive existing projects and engage in new development of our next generation switching systems.

As part of ASIC team, you will be developing the ASICs at the heart of each of these switch products. There are only a very few teams worldwide that implement such devices. Every time you access the Internet, chances are, your data's been through one of our switches.

Who You'll Work With

You will work with Cisco’s best-in-class switching solution team. Our team is responsible for driving integration of the Nexus systems and ACI with software, including Open Stack, Docker, and Open v Switch, to help our customers build multitenant clouds.

Who You Are

You are a dedicated, motivated ASIC verification engineer to join the team and contribute to the verification of very complex ASICs. You will have a Design Verification background, hands-on experience in System Verilog and UVM methodology, with basic knowledge of C++, scripting, as well as ASIC design and verification flow.

You’ll be part of Cisco Common ASIC Group, focusing on developing various test benches and contributing to different aspects of verification infrastructure.

You will collaborate closely with the design team and the hardware team to verify the ASIC in simulation, in emulation and during ASIC bring up.

Responsibilities Include:

  • Designing UVM/System Verilog testbenches.
  • Defining new DV methodologies.
  • Enhancing existing testbenches.
  • End-to-end verification of various design blocks.
  • Contributing to top level verification.
  • Be a part of emulation testing efforts.
  • Participate in the ASIC bring-up
  • Education and Experience Required:

  • Bachelor’s or master’s degree in EE and CE.
  • 3+ years of ASIC Design Verification
  • Knowledge and Skills:

    Minimum Qualifications

  • Collaborative and team-focused, with the drive to learn and grow
  • Hands-on experience on System Verilog and UVM methodology
  • Ability to construct testbench including scoreboard, agents, sequencers, and monitors
  • Ability to debug issues independently
  • Proficient in constrained random DV environments
  • Good written and verbal communication skills
  • Preferred Qualifications

  • Good Scripting experience (Python, Perl, TCL, shell programming) is a plus
  • Knowledge on latest high speed Ethernet protocol and packets is a plus.
  • 職位詳情

    工作類型: 全職
    合同類型: 永恆的
    薪酬類型: 每月
    職業: Asic design verification engineer.

    ⇐ 之前的工作

    下一份工作 ⇒     

    廣告


     

    發送簡歷

      雇主信息

      Cisco

      快速搜索:

      地點

      輸入城市或地區

      關鍵詞


      廣告